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Abstract.  This paper presents the hardware realization of a Hamming artificial
neural network, and demonstrates its use in a high-speed precision alignment sys-
tem. High degree of parallelism is exploited in the proposed architecture, where
the result of NxN array of sum of products is provided simultaneously. The full
operation of the artificial neural network requires three clock cycles, which are
shown to be completed within a few tens of nanoseconds, depending on the cho-
sen architecture, thus realizing a complex operation using a fast and low-power
circuit. Possible applications of the device include industrial image processing
such as focus recovery, fast and precise alignment in a noisy environment, and
vehicle navigation systems.
 1    Introduction
The efficient hardware integration of neural network based paradigms is a key ele-
ment in speeding up the implementation of such algorithms, targeting real-time appli-
cations while taking full benefit of their inherent parallel operation mode. The focus of
the work described in the following is the development and integration into an integrat-
ed circuit of a specific NN model which is shown to allow several image processing ap-
plications.
The proposed Hamming artificial neural network (ANN) performs Hamming dis-
tance calculation between a previously stored set of patterns, and the current input,
based on a three layer architecture. It has the ability to classify noise corrupted patterns
and always converges toward one of the stored patterns.
The input layer is considered as the first layer. The second layer, the quantifier net-
work, is composed of a number of neurons, each of which processing the Hamming dis-
tance calculation that is to be delivered to the third layer. The third layer, the
discrimination network, processes a winner-take-all (WTA) operation where the selec-
tion of the second-layer neuron with smallest Hamming distance is selected by the
means of a feedback scheme.
Earlier, portions of the Hamming ANN have been successfully integrated on-chip
using the capacitive mode of operation [1] as a pattern classifier. The capacitive net-
work was implemented using the capacitive threshold logic (CTL) gate described in [2],
whereas the WTA circuit was derived as multiple input adaptation of a regular sense
amplifier as used in integrated memory circuits.
The use of CTL as an analog circuit technique offers several benefits with respect
to standard digital CMOS circuit designs, such as low-power of operation, compact de-
sign and high-speed processing of weighted sum of very large input vectors qualifying
its use in signal processing applications [3]. On the other hand, the analog WTA circuit
proposed earlier is extremely dependent to the technology, i.e. the transistors have to be
resized for every new design.
In this paper, we propose a novel circuit design which combines the CTL gate with
an original WTA scheme increasing the information content of the output signals. Sec-
tion 2 describes the physical design of the new Hamming ANN circuit and its operation.
The possible working modes are described in Section 3, while the application of the cir-
cuit to the field of image processing is demonstrated in Section 4.
 2   A Hamming Artificial Neural Network Architecture and Design
An adapted version of the capacitive neuron proposed in [4] was developed in order
to integrate the WTA operation into the quantifier network as an extra input which is
capacitively coupled to the row. The proposed circuit operates in a three cycle scheme
consisting of a reset, an evaluation and a perturbation phase, each of which being driven
by it own clocking signal, as depicted in Figure 1.
The circuit operation is based on charge conservation which applies during all three
cycles. All row and column voltages are set to a reference value during the reset phase
(Equation 1). The input vector is applied during the evaluation phase, thus causing a
modification of the row voltage by capacitive coupling to the columns (Equation 2).
The resulting row voltage is proportional to the Hamming distance of the input vector
and the pattern which is stored in the form of the capacitance joining rows and columns.
A binary value is produced at the output of each row’s comparator stage as the as deci-
sion of the row voltage being above or below the comparator’s threshold value (Equa-
tion 3). Eventually a perturbation signal is applied to one extra column called
perturbation column, which causes an additional perturbation of the row voltage. The
nature of the perturbation signal allows different operation modes of the circuit. Apply-
ing a descending linear ramp as a perturbation signal will cause each of the row com-
parator circuits to switch with a delay proportional to the Hamming distance stored in
a) b)
Figure 1: a) Modified CTL gate supporting analog capacitive row perturbation, and b) 
clocking scheme of the driving signals.
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the row voltages. This approach, combined with digital circuitry builds an adaptable k-
WTA unit. Also note that the circuit operation allows subsequent processing of several
input vectors in a consecutive manner, before a new reset is applied. The operation of
the CTL-based Hamming network is demonstrated by SPICE simulations using a 0.35
CMOS technology, and is shown in Figure 2. 
 3   Operation Modes of the Proposed Hamming ANN
Two operation modes derive immediately from the possible alternate circuit archi-
tectures based on the principle described in Section 2. Relative Hamming calculations
are possible in an architecture similar as the one described in [1], where any ‘Logic 1’
is implemented as a unit capacitance and any ‘Logic 0’ is formed of a very small capac-
(1)
(2)
(3)
a) b)
Figure 2: SPICE simulations of a) row voltage variations during regular discrimination 
of twelve neurons with increasing absolute input values, and b) row and output 
voltages of one neuron, including a sinusoidal perturbation signal.
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itance resulting from undesired lines overlap, or ideally no capacitance at all. This cir-
cuit cannot be used without any WTA, the output from the quantifier network having a
meaning only relatively to the other neurons answers. The second mode of operation is
associated to the circuit depicted in Figure 3 b) where the ‘Logic 1’ and ‘Logic 0’ levels
are processed in the input logic access circuitry. In this case, the Hamming distance is
absolute, with respect to the built-in analog voltage reference.Two alternate working
modes relating to the nature of the applied perturbations can be considered. A WTA op-
eration can be emulated by application of a ramp shape signal to the perturbation col-
umn. As presented in Figure 4 a), all evaluated row voltages follow a linear ramp caused
by the pertubation. Consequently, the output signal switches when the row voltage gets
lower than the comparator threshold voltage, thus delivering a ranking information re-
lated to their Hamming distance in the time domain. The ranked k-WTA operation can
be processed the same way, using additional digital output circuits. Using a pulse of cal-
ibrated amplitude allows the direct synthesis of the k-WTA operation. The information
provided can be described as the discrimination of the neurons which have a Hamming
distance inside of a selected interval.
A number of Hamming distance based signal processing operations can be synthe-
sized using selected working modes, also depending on the affordable cost in terms of
digital output circuits, ranging from none to complex post processing units, thus allow-
ing a wide range of applications to benefit from the alternate modes and architectures.
In the following we demonstrate the proposed system in an image processing applica-
tion as a case study.
 4   A Precision Alignment System based on Hamming Distance 
Processing
Two-dimensional image processing requires an array arrangement of the CTL-
based neuron, where each input is capacitively coupled to neurons which are assigned
to store horizontal and vertical pixel information respectively, as shown in Figure 5.
Matlab simulations of an array based on the absolute Hamming distance neuron
with ramp perturbation have demonstrated the successful use of the system in applica-
a) b)
Figure 3: Circuits associated to the two possible operation modes in a) relative and b) 
absolute Hamming distance calculation.
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tions requiring precision alignment features. Relatively small images of 16x16 pixels
were used in order to reduce the simulation time, under the constraints of relative sym-
metry of the pattern which is centered, and the presence of a minimal portion of the
searched pattern inside the grid. The grid is virtually divided into two equal windows,
vertically and horizontally. The applied control algorithm is limited to summing the
Hamming distances of each 8x16 window, then applying a correction signal corre-
sponding to the direction pointed out as the smallest of both sums. The operation is re-
peated for vertical and horizontal sums. Two possible resulting correction signals were
experimented with, the result of which operation can be seen on Figure 6. In the first
case, the correction signal is proportional to the sums, whereas in the second case a cor-
rection corresponding to a move equal to one pixel is applied. The system proved to be
able to process noisy, translated and rotated patterns.
It is important to mention that the complexity of the post-processing, may it be dig-
ital or analog, can be adapted to the required performances in terms of speed of conver-
gence, acceptable hardware overhead. In any case, this unit can be designed as a very
compact and fast unit, resulting from a limited set of required operations, namely addi-
tions, thresholding, and possibly multiplication, all of which can be advantageously
processed by a CTL gate.
a) b)
Figure 4: SPICE simulations of the circuit under two different analog perturbations: a) 
linear ramp perturbation, and b) controlled amplitude pulse.
Figure 5: Array arrangement of the Hamming distance classifier.
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 5   Conclusions
In this paper we have demonstrated the adaptation of the Hamming ANN circuit in
order to support the capacitive row perturbation scheme. A novel k-WTA concept based
on row perturbation, WTA discrimination in the time domain, and reduced post-pro-
cessing has been proposed, which gives the circuit the ability to extract extended infor-
mation content in terms of absolute and relative Hamming distances. Depending on the
nature of the targeted application, digital or analog circuits have to process the output
signals, which result from using the proposed circuit in different operation modes, and
topology arrangements. We show the possible use of an array of Hamming neurons al-
lowing the massively parallel processing of a precision alignment application. The
Hamming distance comparator can be used as a standalone circuit for dedicated appli-
cations, or as an on-chip hardware accelerator for system-on-chip units.
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a) a)
Correction in translation:
single pixel algorithm: 5-10 cycles
extended algorithm: 1-3 cycles
Correction in rotation:
single pixel algorithm: 5-10 cycles
extended algorithm: 3-6 cycles
depending on the starting position
®
b) a) a)
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Figure 6: Matlab simulation demonstrating the convergence of the system facing a) 
translated and b) translated-rotated patterns. Hamming distance shown on the side 
diagram.
